





VORAGO Technologies

- Privately held fabless semiconductor company headquartered in Austin, TX
- Patented HARDSIL® foundation technology
- Focussed on space technology since 2004. Commercializing technology since 2015

VORAGO Technologies, Austin, Texas.



HARDSIL® - Technology

- Patented semiconductor technology (13 patents to date)
- Licensed to LSI, TI and Global Foundries
- Embedded into standard CMOS manufacturing process
 - Standard manufacturing equipment
 - Fully design agnostic
 - o Enhances EOS/ESD performance
 - Eliminates latch-up
 - o Improves noise floor immunity
 - o Enables high temperature performance beyond 200°C
- Hardens silicon against radiation, temperature and electrical stress

HARDSIL® - Products

- Radiation hardened portfolio up to 300k RAD
 - **o** 8M & 16M SRAMs
 - O ARM® Cortex®-M0 MCU
- High temperature portfolio 200°C
 - O ARM® Cortex®-M0 MCU










Component Options for CubeSats




- Lots of choices
- State-of-the-art
- Inexpensive
- Risky



Up-screening is paying to reduce risk




- Limited choices
- Legacy art
- Expensive
- Not so risky






Component Options for CubeSats







VORAGO products are rad-hard






Component Options for CubeSats





VORAGO CMOSbased HARDSIL® technology enables rad-hard solutions at a price lower than up-screening COTS






What is radiation-induced latch-up?








What is radiation-induced latch-up?








How does HARDSIL® prevent latch-up?




Buried Guard Ring

HARDSIL® creates a highly conductive layer underneath the CMOS devices and wells combined with a high conductivity connection to well contacts






How does Total Ionizing Dose (TID) cause my device to fail?




Positive charge build-up in oxide regions





How does Total Ionizing Dose (TID) cause my device to fail?



Positive charge build-up in oxide creates low resistance pathways that allow n+ to n-well leakage






How does the VA10820 deal with Single Event Upsets?

SEU – Memory

- EDAC (detect 2 correct 1 bit, per byte)
- Scrub Engine programmable rate, prevents accumulated uncorrectable errors
- Layout designed to space logically adjacent bits apart
- SER EDAC enabled 1e-15 errors / bit-day*
- HARDSIL reduces SEEs



SEU – Logic

- DICE latches
- TMR DICE latches
- All internal registers
- Clock glitch filters
- HARDSIL reduces SEEs


^{*} At geosynchronous solar min. with 100 mils of aluminum shielding





VA10820

Radiation-hardened ARM® Cortex®-M0 Microcontroller



Key Features and Advantages

- Latch up Immune with HARDSIL® Hardened by Process Technology
- Power Gating and Hardware Debugger
- 32KB Data and 128KB Program Memory
- 1Kb One Time Programmable Configuration Memory (OTP)
- 24 Counter/Timers with Extensive Hardware/Software Triggering
- 3 SPI (one SPI is master only), 2 I²C, and 2 UART External Interfaces
- 56 Multiplexed General Purpose 3.3V I/O (GPIO)

Specifications

- Total Ionizing Dose (TID) 300K rad(Si)
- Soft Error Rate (SER) with EDAC disabled 1.3e-7 errors/bit-day
- Soft Error Rate (SER) with EDAC enabled 1e-15 errors/bit-day
- Linear Energy Transfer (LET) 110 MeV-cm2/mg (at T=125C)

Description	Part number	Environment	Temperature Range	Package
Radiation- hardened microcontroller	VA10820- D0000F0PCA	Rad-hard 300K rad (Si)	-55 to 125°C	Die
Radiation- hardened microcontroller	VA10820- CQ128F0ECA	Rad-hard 300K rad (Si)	-55 to 125°C	Ceramic 128 LQFP
Radiation- hardened microcontroller	VA10820- PQ128F0PCA	Rad-hard 300K rad (Si)	-55 to 125°C	Plastic 128 LQFP





Radiation Testing on VA10820

Terrestrial Neutron




TID



Heavy Ion





Radiation Performance Specifications


- Total Ionizing Dose (TID) 300K rad(Si)
- Soft Error Rate (SER) with EDAC disabled 1.3e-7 errors/bit-day
- Soft Error Rate (SER) with EDAC enabled 1e-15 errors/bit-day
- Linear Energy Transfer (LET) 110 MeV-cm2/mg (at T=125C)






Two Common Use-Cases for VORAGO MCUs in CubeSats Today

Standalone OBC




- Main system controller
- Tech Brief available (Pumpkin compatible board)

System Monitor / Watchdog



- Monitor FPGA and other subsystems
- Configuration of FPGA







ARM® Cortex®-M0 is optimized for low power consumption

- Clock gating implemented on all peripherals
- WFI (Wait For Interrupt) instruction idles CPU
- CPU frequency can be adjusted to reduce power
- Power management Application Note available

VA10820 MCU Core IDD with Operating Frequency



VA10820 MCU IDD Breakdown







REB1-VA10820 Development Board



- Huge ecosystem of development tools
- All popular ARM compilers support VORAGO
- Board Support Package available
- Application notes available

	Supplier	Software Development Kit
Tools by ARM	ARM Keil	MDK Microcontroller Development Kit
OIAR SYSTEMS	IAR Systems	IAR Embedded Workbench
2 SYSTEM	iSYSTEM	winIDEA
<u>PRTOS</u>	FreeRTOS	Real-time Operating System

TECHNOLOGIES

Opening up new possibilities

